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 This paper focuses on the design and implementation of a front-end for a 
Vinasat satellite receiver with auto-searching mechanism and auto-tracking 
satellite. The front-end consists of a C-band low-noise block down-converter 
and a L-band receiver. The receiver is designed to meet the requirements 
about wide-band, high sensitivity, large dynamic range, low noise figure. To 
reduce noise figure and increase bandwidth, the C-band low-noise amplifier 
is designed using T-type of matching network with negative feedback and the 
L-band LNA is designed using cascoded techniques. The local oscillator uses 
a voltage controlled oscillator combine phase locked loop to reduce the phase 
noise and select channels. The front-end has successfully been designed and 
fabricated with parameters: Input frequency is C-band; sensitivity is greater 
than -130 dBm for C-band receiver and is greater than -110dBm for L-band 
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The front-end has to be able to process very small signals at C-band in a noisy environment, 
unwanted signals. Due to these operation conditions, receiver front-ends are much more complex than the 
transmitter front-ends. They are dominated by analog and digital circuits such as low noise amplifier, mixers, 
local oscillator, filters, digital signal processing. There are some principal receiver architectures such as 
direct-conversion (homodyne, zero-IF) and dual-conversion (heterodyne) topologies. These architectures 
reflect hardware solutions to process the down-conversion of the modulated signals. The dual-conversion 
receiver architecture is one of the most popular architectures for today’s receiver in wireless communication 
systems. The receiver architecture using heterodyne topology is shown in Figure 1. 
The LNA amplifies the weak signal which is further filtered by a band-pass filter (BPF). In the 
following first mixer (Mixer 1), the C-band signal is mixed with the local oscillator (LO) signal to convert to 
a lower intermediate frequency (L-Band). The second mixer converts signals from L-Band to IF2 (70-
140MHz). After demodulation, I and Q baseband signals are filtered with a band-pass filter and amplified by 
variable-gain amplifiers (VGA) to receive an optimal amplitude to provide the output. In addition, to get the 
average signal provides antenna control system, the receiver is designed to demodulate AM/FM.  
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Figure 1. Dual-conversion receiver architecture 
 
 
To design a receiver front-end with the best characteristic in the entire system, we have to solve 
those major challenges remain. The first of them is to achieve a low-noise figure (NF), higher sensitivity and 
sufficient bandwidth, dynamic range, low phase noise. Some results were publicated to optimize noise figure, 
overall gain, dynamic range and a local oscillator [1]-[5]. In the proposed design, a two-stage cascade LNA 
using discrete pHEMT amplifier can accomplish this goal. The first-stage amplifier was designed using 
negative feedback with T-type of matching network to reduce noise figure and increase bandwidth. The 
second stage is designed for high gain and wide band. To increase bandwidth of L-band LNA, the circuit is 
designed using cascaded and cascoded techniques. The second challenge is to achieve a low phase noise, 
spurious free signal with a sufficient power level of voltage controlled oscillator (VCO) [4],[7]. Therefore, 
the local oscillator use voltage controlled oscillator combine phase locked loop frequency synthesizer. 
Under these conditions, the paper is organized as follows. Section 2 describes the design and 
simulation. Section 3 presents the fabrication and experimental results. Section 4 summarizes the conclusions 
of the presented work. 
 
 
2. DESIGN AND SIMULATION 
 
2.1. Design of Bandpass filters  
At the input reveiver, the first bandpass filter (BPF1) has a center frequency of 3.8 GHz with 
passband from 3.4 GHz to 4.2 GHz or fractional bandwidth of 21%. The second bandpass filter (BPF2) 
passes the frequency from 0.95GHz to 1.75GHz, so it has a center frequency of 1.35GHz and fractional 
bandwidth of 60% [8]. 
There are some method designs of bandpass filters such as: End-coupled, parallel-coupled, hairpin, 
interdigital and stub bandpass filters... However, the hairpin bandpass filter was chosen, because it has open-
circuited ends and compact configuration. The Chebyshev filter and FR4 substrate was chosen with 
parameters: five-pole and ripple of 0.1dB, substrate height 1.5 mm, loss tangent is 0.001 and dielectric 
constant is 4.34. A procedure of the design can be found in [8], the simulated results is shown in the Figure 2. 
 
 
               
 
Figure 2. Simulated results of S21 and S11 at 3.8 GHz and 1.35 GHz 
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In order to stable oscillator frequency, our solution uses monolithic integrated synthesizer ADF4113 
from Analog Devices. It includes a low-noise digital phase frequency detector, a precision charged pump, a 
programmable reference divider, a dual modulus prescaler and two programmable counters. Data are 
transferred into the synthesizer by a three-wire serial interface. The loop filter was designed for a RF output 
of 2.45GHz, a PFD frequency of 1 MHz, a prescaler value of 16/17. The lock detector indicates the lock state 
of the PLL. The VCO CVCO33BE-2400-2500 from Crystek Corporation is selected. Supply voltage and 
tuning voltage of the VCO is 5VDC, which is the same supply voltage of ADF4113. The schematic of LO 





Figure 8. The schematic of the frequency synthesizer  
 
 
The frequency synthesizer uses a VCO CVCO55BE-1000-2000 from Crystek Corporation. The supply 
voltage of the VCO is 10VDC and tuning voltage is from 1 to 20VDC. IC ADF4113 is connected to 
microcontroller ATMEL AT89C51 to change receiver channels. The microcontroller is programmed to 
recognize the pressed switch to change the oscillator frequency of VCO. 
To expand the dynamic range, the IF amplifier is designed with automatic gain control and using a 
digital attenuator at the input of module before L-band LNA. This is one of the biggest advantages of this 
design which can improve the upper saturation limit. 
 
 
3. EXPERIMENTAL RESULTS 
The front-end was successfully fabricated in laboratory with the aid of the softwares and equipments. 
The C-band LNB has been tested, and the consequent measurements on the Network Analyzer 37369D have 
confirmed the designed parameters. The Figure 9 determines the maximum gain of LNA is 25.4 dB at 4.05 
GHz and circuit amplifies wide band from 3.4 to 4.2 GHz with gain is greater than 22 dB.   
 
 
                
 
                 Figure 9. The gain of the LNA                           Figure 10. The input reflection coefficient S11 
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Looking into the results in Figure 9, we can see that, the measured S11 resonates at 3.5 GHz and 4.05 
GHz, compared to 3.862 GHz of the simulation. However, the measured results is better than simulation. The 
magnitude of S22 clearly illustrates the quite good output impedance matching. Although the measured results 
have impedance matching to be larger than simulation, but they both display S22 value are acceptable and 
satisfy the requirement set. Figure 12 shows the noise figure measurement, the noise figure is less than 1 dB 
from 3.4 GHz to 4.2 GHz. 
 
 
                          
 
     Figure 11. The output reflection coefficient S22                      Figure 12.  Noise Figure Measurement 
 
 
Similarly, L-band LNA has been tested on the Network Analyzer with maximum gain is 33.769 dB 
at 1.191 GHz and circuit amplifies wide band from 0.7 to 2.25 GHz with gain is greater than 30dB. Due to 
matching networks are designed to obtain a maximum gain.  
 
 
                     
 
    Figure 13. The gain of the IF amplifier                           Figure 14. The input reflection coefficient  
 
 
Both measured input and output reflection coefficient are better than the simulated results. The noise 
figure is less than 1.5 dB from 0.9 GHz to 2.15 GHz. 
 
 
             
 
     Figure 15. The output reflection coefficient                               Figure 16.  Noise Figure Measurement 
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The achieved results of the local oscillator are all performed using spectrum analyzer NS-265 from 9 
KHz to 26.5 GHz meeting the requested command about stability and amplitude. Figure 17, 18 have shown 
that the power of the local oscillator is -3.33 dBm at 2.45 GHz and the phase noise reaches -107.55 dBc/Hz at 
50KHz. This value is better than the VCO using discrete elements in paper [4]. 
 
 
                             
 
     Figure 17. The result on the spectrum analyzer                       Figure 18. The phase noise at 50KHz 
 
 
The completed structrure and the front of L-band receiver are shown in Figure 19.  
 
 
          
 
Figure 19. Completed structrure of L-band receiver 
 
 
The L-band receiver has been tested in a laboratory with equipments: Function generator FG7002C 
creates square pulses, which is connected to signal generator 8648C. The signal generator 8648C performs 
amplitude (or frequency) modulation with local oscillator signal to generate a L-band signal. Output signal 
from SG8648C is connected to L-band receiver to amplify and demodulate to reconstruct the original signal. 
This signal is put into the oscilloscope DL1720E. 
 
 
                
 
Figure 20. Modulated signal at 1915 MHz frequency, power level from -30 dBm to -110dBm 
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Square pulse signal at 495Hz from the signal generator FG7002C is passed through the Agilent 
8648C signal generator, where the audio signal is modulated AM at 1915 MHz with the power level from -
30dBm to -110dBm. From the Figure 20, we can see that the output signal enables to identify the sensitivity 
of the receiver is -110dBm. If L-band receiver is connected with C-band LNB, receiver sensitivity can be 
greater than -130 dBm. Due to receiver using automatic gain control and a digital attenuator, recceiver 
dynamic range can obtain 80dB.  
Table 1 has shown comparison results of recently front-ends. The proposed method provides 
available wide-band, high sensitivity, and large dynamic range. 
 
 
 Table 1. Comparison of recently front-ends 
Parameters Ref. [4] Ref. [5] This work 
Input frequency 1.26GHz – 1.268 GHz C band C band 
Output signal IF - 247MHz IF – 1.2GHz I/Q, AM/FM 
Sensitivity (Gain) 37dB -83dBm -130 dBm 
Dynamic range  91dB 80 dB 




This research presented design and fabrication a frond-end for a satellite receiver. The paper also 
proposed methods to increase gain, bandwidth and decrease noise figure by using negative feedback circuit 
and using cascaded and cascoded techniques with T-type matching networks. Besides, the local oscillator 
circuit used PLL frequency synthesizer to degrade the phase noise and to select receiver channels. The results 
show that the receiver had better performances in high sensitivity, wide-band and large dynamic range. This 
receiver has an open-configure due to using three demodulated methods, therefore it can be used for satellite 
communications, radar and microwave receivers. This receiver was using in the Vinasat satellite receivers 
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